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Improved Circuit Minimizes Generation Time of Pseudonoise Check Bits 
TWO-VARIABLE MOD-2 CIRCUIT 
The problem: To design a corilputer switching net-	 minimum number of gating levels (hence minimizing 
work in which all the check bits in a pseudonoise	 the propagation time) and optimally balances the 
(PN) sequence are generated in parallel with a mini-	 loads on the individual mod 2 circuits. 
mum propagation time. A PN sequence contains 
2k1 bits derived from k information or generating 
bits and is used in certain computer algebraic coding 
procedures. Excessive computer time is required in 
earlier designs which use a recycling check bit shift 
register and an information bit comparator.. 
The solution: A switching network consisting 
primarily of parallel and series combinations of 
modulo 2 (mod 2) adders. This network uses, the
How it's done: The pseudonoise sequence is 
described by the recursion formula: 
k 
X =
i= I 
where C 1 is either 0 or I, X is an information bit, k is 
the number of information bits, and the sum is 
obtained by mod 2 addition. For binary digits, this 
addition is done with exclusive-or 3 logic circuits of 
the type illustrated. Although in principle any number 
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(k) of information bits can be processed by an appro-
priate parallel and series combination of these circuits, 
the description will be confined to the case of 6 
information bits (X 0, X 1 , . . ., X 5 ) for simplicity. In 
this case, the PN sequence terms or check bits to be 
generated are (X 61 X7.....X62) and the recursion 
relation between the elements of this sequence is: 
xn = xn o 	 xn5 
Using this relation, each of the check bits can be 
reduced to a mod 2 function of from 2 to 6 of the 
information bits. Since mod 2 summing is an associa-
tive operation, the outputs of the mod 2 functions 
for two variables can be economically used as inputs 
to mod 2 functions of higher order. To derive the 
mod 2 function for 2, 3, 4, 5, and 6 variables, a two-
term mod 2 circuit may be cascaded in one of several 
ways. The deciding factors are minimum propagation 
time and optimal load balance on the individual mod 
2 circuits.
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